\doxysubsubsubsection{SPI4/5 Clock Source }
\hypertarget{group___r_c_c_ex___s_p_i45___clock___source}{}\label{group___r_c_c_ex___s_p_i45___clock___source}\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga6bd9b3db880d3ecf144f405719a59587}\label{group___r_c_c_ex___s_p_i45___clock___source_ga6bd9b3db880d3ecf144f405719a59587} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK2}~(0x00000000U)
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga9e769b1348d2be1ff3df0f329b404dc3}\label{group___r_c_c_ex___s_p_i45___clock___source_ga9e769b1348d2be1ff3df0f329b404dc3} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+D2\+PCLK2}~RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK2  /\texorpdfstring{$\ast$}{*} D2\+PCLK2 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga4caa027337ef565c733464ab9ed642e0}\label{group___r_c_c_ex___s_p_i45___clock___source_ga4caa027337ef565c733464ab9ed642e0} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PCLK2}~RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK2
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}\label{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL2}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}\label{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL3}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}\label{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSI}~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 \texorpdfstring{$\vert$}{|} RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1)
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}\label{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CSI}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2
\item 
\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}\label{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSE}~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 \texorpdfstring{$\vert$}{|} RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
